[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Any 4.10 PRs outstanding?


I'm still too new at working with RTEMS to know what a PR is or how to submit one, but I'm pretty convinced that the PowerPC macros ASM_BOOKE_ITLBMISS_VECTOR (0x11) and ASM_BOOKE_DTLBMISS_VECTOR (0x12) have swapped definitions, leading to incorrect vectors.  These are defined in .../c/src/lib/libcpu/powerpc/new-exceptions/...  At least, in IBM's PowerPC 405-S Embedded Processor Core User?s Manual, V1.2, Data TLB Miss is at offset 0x1100 and Instruction TLB Miss is at offset 0x1200.  This appears to have been the case in 4.9.2, 4.9.4, 4.10.0 and the CVS HEAD.  Surprising that one has tripped over this, so maybe I'm not understanding something.

	Ric Claus

From: rtems-users-bounces at rtems.org [rtems-users-bounces at rtems.org] On Behalf Of Joel Sherrill [joel.sherrill at oarcorp.com]
Sent: Friday, March 04, 2011 5:11 PM
To: rtems-users at rtems.org
Subject: Any 4.10 PRs outstanding?


I think I have addressed the handful of recent
PRs against 4.10.  If I missed one or you didn't
report one, please speak up.


Joel Sherrill, Ph.D.             Director of Research&  Development
joel.sherrill at OARcorp.com        On-Line Applications Research
Ask me about RTEMS: a free RTOS  Huntsville AL 35805
    Support Available             (256) 722-9985

rtems-users mailing list
rtems-users at rtems.org